# Sample

35 mm

Size A4

23 mm

## Oxanic Build-up Packag Paper Little in Count Chip Application 1 line space

K. Kobayashi, N. Katagiri, S. Wakabayashi, S. Koyama R&D Dept. Auther(s)rocess. Shinko 1457-5 Wakaho, Kawada, Nagano-Shi, 381-0103 Japan

### Abstract

A build up backage consisting of PPE resin ( Poly-Phenylene Ether ) was developed to mount high pin count chips using fl p chip technology. The package was designed to mount 250 ?m full grid array chips, therefore the design rule is as follows, line and space are 45 ?m, via and via land diameter are 50 ?m and 110 ?m respectively. 23 mm The reliability result obtained by environ Abstracts (1 weolumn) age satisfied all the requirements because a resin used as core and build up dielectric layer is PPE resin which has good moisture stability, low dielectric constant and proper CTE (Coefficient of Thermal Expansion). This paper describes the property of PPE resin, package structure, fabrication process, design and evaluation results of the package.

#### Introduction

Recently performance of semiconductor chip has been improved 230 km mand number of I/O terminal and clock frequency are rapidly increasing mainly in microprocessors and ASICs<sup>(1)</sup>. To assemble such a  $\longleftrightarrow$  A build up package consisting of this PPE was has been introduced.

The package material is changing from ceramic to stic due to better CTE matching with mother lower trace resistance and lower dielectric constant 63 mm ability are described. transmit high frequency signals<sup>(2)</sup>. However reliability issues have been big concern to use plastic materials for packages. Recently various kinds of plastic materials have been offered from material suppliers, therefor wider material selection has been Text (2000) proper material selection for low end, middle end and high end application is available. In the near future, high performance chips will appear and need superior materials for **G**Hz level signal transmission (

In package manufacturing technology, build up process for PCB becomes more popular because it is easy to make fine circuit patterns. In this process, there are two kinds of methods to make via in insulation layers, one is photo via process using photo imaginable resin, another is laser via process using thermosetting resin. The photo process has advantage for mass production ability at low cost, but it lacks for flexibility to modify resin property because photo functional group must exist in resin matrix, on the other hand laser process has advantage for easy modification of resin property but production ability should be improved<sup>(4)</sup>. In this study we selected a laser via process to satisfy tough reliability requirements in comparison with existing materials.

Among various kinds of resins, PPE has attractive properties such as low water assorption and low dielectric constant, therefore we chose this material as candidate for packages and tried to modify the properties. PPE resin was improved to get proper CTE and young modulus for build up dielectric layers. (PPE resin has been supplied from Asahi Chemical.)

high pin coun chips on package, flip chip interconne 7 mm veloped and applied to a high pin count flip chip application. The reliability results obtained by environmental tests were satisfactory. The package

#### Package structure and process

um sev	up layers are laminated on core consisting several conductive layers with a vacuum hot press.					

Package structure

Figure 1 XXXXXXXXXX

Table 1 YYYYYYYYYY				