

	Room A (605-606)	Room B (607)	Room C (608)	Room D (610)
9:00	FA1: 3D-3 FA1-1 <Session Invited> Necessity of Chip on Chip Technology for 3D IC Hiroshi Ozaki, Sony / Japan FA1-2 Encapsulation Technology by Silicon Based Cavity with TSV Electrode for Pseudo-SoC Application Toshihiko Nagano, Kazuhide Abe, Hiroshi Yamada, Kazuhiko Itaya, Toshiba / Japan FA1-3 Wafer-level Over molding Process Development for a stacked WCP Package with Through Silicon Via (TSV) Yoshimi Takahashi, Texas Instruments / Japan FA1-4 Development of Si Interposer for 2.5D Advanced Package Satoru Kuramochi ¹ , Yoshitaka Fukuoka ² , ¹ Dai Nippon Printing ² World wide Electronic Integrated Substrate Technology / Japan	FB1: Advanced-1 FB1-1 <Session Invited> (50min.) Development of High-end CPU Packaging for Supercomputer Masateru Koide, Fujitsu Advanced Technologies / Japan FB1-2 Wafer level packaging to address future direct chip attach needs Yoshihiro Tomita, Intel K.K. / Japan FB1-3 Analysis on design and mechanical stress of 2.5D package interposers Takashi Hisada, Toyohiro Aoki, Junko Asai, Yasuharu Yamada, IBM Japan / Japan	FC1: Interconnection-1 FC1-1 Adhesion test for underfill delamination in flip chip package Keishi Okamoto, IBM Japan / Japan FC1-2 Interfacial phenomena in barrier layer SiCN / Cu film related to adhesion Satoko Abe, Teruhisa Baba, Kenichi Ueoka, Kouji Yoneda, Jiping Ye, NISSAN ARC / Japan FC1-3 Effect of the crystallinity of electroplated copper thin films on their mechanical and electrical reliability Naokazu Murata, Tohoku University / Japan FC1-4 Die Pull Tester for Flip-Chip Bonding Yoshiyuki Arai, Toray Engineering / Japan	FD1: DMR-3 FD1-1 Reliability Study of Thick-film Pressure Sensor on Steel Substrate Zongyang Zhang ^{1,2} , Sheng Liu ^{1,2} , ¹ Huazhong University of Science & Technology, ² Wuhan National Laboratory for Optoelectronics / China FD1-2 A Thermal Model for Non-linear Distortion in Printed Circuit Lines for Condition Monitoring of Electronics Michael Krüger ¹ , Nils F. Nissen ² , Herbert Reichl ¹ , Klaus-Dieter Lang ¹ , ¹ Technische Universität Berlin, ² Fraunhofer IZM / Germany FD1-3 An Analysis of Failure of Microelectronic Packaging due to Conductive Anodic Filament Formation Jan-Long Yang, Mei-Ling Wu, National Sun Yat-Sen University / Taiwan (10:15)
10:40			Break	
10:50	FA2: Korea Session-1 FA2-1 Wetting characteristics of Cu-xZn layers for Sn-3.0Ag-0.5Cu solders Ji Hyun Lee, Young Min Kim, Young-Ho Kim, Hanyang University / Korea FA2-2 Cost Effective Coreless Process for Thinner Substrate Hwa Dong Oh, Young Joo Ko, Daeduck Electronics / Korea FA2-3 A Novel High-Efficient Aligning Structure for Optical PCB Interconnection Dongmin Kim, Pusan National University / Korea FA2-4 The Effects of Levelers on 3D SiP Copper Via Filling Myung-Won Jung, Ki-Tae Kim, Jae-Ho Lee, Hongik University / Korea	FB2: Advanced-2 FB2-1 Low Cost fcCSP Based on Cu Pillar Bernd Karl Appelt, ASE Group / USA FB2-2 Thin SiP and 3D eWLB Technology for Advanced Packaging Seung Wook Yoon, STATS ChipPAC / Singapore FB2-3 Novel EMI Shielding Methodology on SiP Module Kuo-Hsien Liao, Advanced Semiconductor Engineering / Taiwan FB2-4 A Double Die DRAM Package Optimized For PTH PCB use in UltraBook™ and Tablet PC Applications Richard D. Crisp ¹ , Wael Zohni ¹ , Bel Haba ² , ¹ Invensas, ² Tessera / USA	FC2: MFG-3 FC2-1 Wire Sweep Analysis for Copper Wire and Pd-coated Copper Wires in Semiconductor Wirebonding Technology Huang-Kuang Kung ¹ , Ming-Cheng Lui ¹ , Che-Chang Li ¹ , Hong-Meng Ho ² , ¹ Cheng Shiu University / Taiwan, ² Semicom Fine Wire Pte / Singapore FC2-2 Flip-chip Interconnection by Pre-applied Under-fill Material Using Copper Pillar Bumps Hiroki Maruo, Koji Motomura, Hideki Eifuku, Tadahiko Sakai, Panasonic Factory Solutions / Japan FC2-3 B-stageable no-flow underfill for fine pitch die to substrate packages Kenichi Tosaka, Namics / Japan FC2-4 Flux Residue Cleaning Process Optimization for Flip Chip Ball Grid Array (FCBGA) Noor Azrina Talik, Universiti Tenaga Nasional / Malaysia	FD2: DMR-4 FD2-1 Innovative 4Layer CPU Package Design to Enable Low Cost Platform Solution Chan Kim Lee, Chin Lee Kuan, Howe Yin Loo, Intel Microelectronics (M) / Malaysia FD2-2 Walkthrough on Package Design Challenges, Optimization and Technical Resolutions Howe Yin Loo, Chan Kim Lee, Intel Microelectronics (M) / Malaysia FD2-3 An Innovative Motherboard Concept to Enable Low Cost Package Decoupling Solution Howe Yin Loo, Chan Kim Lee, Intel Microelectronics (M) / Malaysia FD2-4 A New Proposal for Representing the Process of Electronics Packaging Using DSM Keiichi Ohizumi, Atsushi Maeda, O2 / Japan
12:30			Lunch	
13:30	FA3: Korea Session-2 FA3-1 Characteristics of Heat Dissipation and Light Output Power of High-Power LED Packages Processed with Various Thermal Via Technologies Min-Young Kim ¹ , Byung-Kyu Yu ¹ , Tak Jeong ² , Jun-Seok Ha ³ , Tae-Sung Oh ¹ , ¹ Hongik University, ² Korea Photonics Technology Institute, ³ Chonnam National University / Korea FA3-2 Electrical Properties of Polymer Solar Cells with PCDTBT:PCBM Active Layer Kun Ho Kim ¹ , Seung Ho Kim ¹ , Young Chul Chang ² , Ho Jung Chang ¹ , ¹ Dankook University, ² Korea University of Technology and Education / Korea FA3-3 Underfill Thermal and Mechanical Model Study with Filler Variation Woongsun Lee, Hynix Semiconductor / Korea FA3-4 Abrasion Resistance of Nano Crystal Ni plated on Mold Cavity Yongbin Sun, Kyonggi University / Korea FA3-5 Cancel	FB3: Advanced-3 FB3-1 <Session Invited> Key Packaging Technologies Progressing Fast This Year Hiroyumi Nakajima, Renesas Electronics / Japan FB3-2 Formic gas used Cu surface treatment and low temperature direct bonding Wenhua Yang, Masatake Akaike, Tadatomo Suga, The University of Tokyo / Japan FB3-3 Impact of the oxidation process on copper leadframe surface causing delamination between copper and mold compound interface Chin Yung Lai, Infineon Technologies / Malaysia FB3-4 Copper Wire Bonding is a Viable Interconnection Method Bernd Karl Appelt, ASE Group / USA	FC3: Thermal-2 FC3-1 Industrial need for accurate and reproducible measurements of thermal interface materials Andras Vass-Varnai ^{1,2} , Zoltan Sarkany ^{1,2} , Marta Renecz ^{1,2} , ¹ Budapest University of Technology and Economics, ² Mentor Graphics / Hungary FC3-2 Developing preferential heat flow path in metal matrix composite Makoto Kobashi, Naoyuki Kanetake, Nagoya University / Japan FC3-3 Steady and transient thermal simulation of GaN devices for high-speed switch application Satoshi Ono ¹ , Shigeru Hiura ¹ , Mauro Ciappa ² , Wolfgang Fichtner ² , ¹ Toshiba, ² Swiss Federal Institute of Technology / Japan FC3-4 Development and analysis of the thermoelectric material with intermetallic compound Li-Ling Liao ^{1,2} , Ming-Ji Dai ¹ , Chun-Kai Liu ¹ , Jing-Yao Chang ¹ , Kuo-Ning Chiang ^{2,3} , ¹ Industrial Technology Research Institute, ² National Tsing Hua University, ³ National Center for High-Performance Computing / Taiwan	FD3: DMR-5 FD3-1 On-die PDN Response Observation of a 6.4Gbps SerDes Device by Direct Excitation from an External Signal Source and the System-Level PDN Modeling Masahiro Toyama, Ryuichi Oikawa, Motoo Suwa, Atsushi Nakamura, Renesas Electronics / Japan FD3-2 Characterization of Electromagnetic Noise Coupling in DC-DC Converter Module Keisuke Sawada, Masaya Tanaka, Shuji Sagara, Tatsuya Ikeuchi, Dai Nippon Printing / Japan FD3-3 Icc(t) Modeling Methodology for High Speed DDR Power Integrity Design Heng Chuan Shu, Fern Nee Tan, Intel Microelectronics (M) / Malaysia FD3-4 Does Power Rail Merger work for High Speed I/O interfaces like PCIe, SATA and USB? Fern Nee Tan, Intel Microelectronics (M) / Malaysia
15:10	(15:35)		Poster Core Time	
15:40	FA4: Interconnection-2 FA4-1 <Session Invited> (50min.) Achieving Fine Geometry Through Embedded Fabrication & Assembly Chuck Bauer, TechLead Corporation / USA FA4-2 Improvement of Low-k Delamination with Substrate Pad Structure for Lead-Free Package Makoto Okada, Michihiko Ichinose, Kouji Kimbara, Renesas Electronics Corporation / Japan FA4-3 A Unique Low-Ag Alloy Solder Paste for High-Reliability SMT Applications Masato Shimamura, Senju Metal Industry / Japan FA4-4 An acceleration model with thermal cycle profile for Pb-free solder joint reliability Akifumi Yoshimura, Keishi Okamoto, IBM Japan, / Japan	FB4: Substrate FB4-1 Challenges to Increasing Wiring Density for Organic Packaging Substrates Masahiro Tsuriya, Haley Fu, iNEMI / Japan FB4-2 Interposer-embedded packaging technology, a feasible solution for thinner form-factor Yu-Wei Huang, Ren-Shin Cheng, Yin-Po Hung, Fang-Jun Leu, Pei-Cheng Chang, Tao-Chih Chang, Tai-Hong Chen, Industrial Technology Research Institute / Taiwan FB4-3 Advanced Low CTE Organic Package Material for Chip Scale Packaging Masahiro Fukui ¹ , Tomoyuki Yamada ¹ , Kenji Terada ¹ , Yoshihiro Hosoi ¹ , Masaaki Harazono ¹ , Teruya Fujisaki ¹ , Francesco Preda ² , Jean Audet ² , Sushumma Iruvanti ² , Shidong Li ² , Scott Moore ² , Charles Reynolds ^{2,3} , ¹ KYOCERA SLC Technologies / Japan, ² IBM / USA FB4-4 Warpage Resolution for Ball Grid Array (BGA) Package in a Fully Integrated Assembly Alvin Binza Denoyo, Cypress Manufacturing / Philippines FB4-5 Adhesion Characteristics of Magnetron-Sputter Deposited Copper on Smooth Cycloolefin for Realizing High-Performance Printed Wiring Board Tetsuya Goto, Tohoku University / Japan	FC4: Thermal-3 FC4-1 Thermal Design and Implementation of Hybrid Cooling Systems for HPC Systems Jie Wei, Fujitsu Advanced Technologies / Japan FC4-2 Transient Heat Conduction Simulation of the Microprocessor - Investigation regarding Thermal Control with Power Limiting Koji Nishi, AMD Japan / Japan FC4-3 Thermal Transient Measurement based Thermal Distribution and Heat Spreading Path Structural Analysis Yafei Luo, Mentor Graphics / Japan FC4-4 The Development of aHSBGA Andy Tseng, ASE / USA FC4-5 A method of high accuracy prediction of θ_B and θ_{Bj} from θ_{Ba} through thermal network analysis Kenichi Inaba, NEC / Japan	FD4: DMR-6 FD4-1 Evaluation of 6.4 Gbps Single Ended Interface Through a Standard DIMM Connector Keisuke Saito, Arun Vaidyanathan, Rambus / USA FD4-2 Design and Analysis of Power Delivery Network in an SoC: A Review-Power Delivery network Li Wen Chew, Intel / Malaysia FD4-3 Extension of EOSE Method to Weak Nonlinear Systems and Its application to InGaP/GaAs HBT MMIC Parallel Tracks Hirobumi Inoue ¹ , Kazuhiko Honjo ² , Ryo Ishikawa ² , ¹ NEC, ² The University of Electro-Communication / Japan FD4-4 A Novel High-Frequency Analysis and Modeling for the Printed-Circuit Board Using Enhanced Optimized Segment Extraction Method with Multi-Port S-Parameter Hirobumi Inoue ¹ , Kazuhiko Honjo ² , ¹ NEC, ² The University of Electro-Communication / Japan FD4-5 Measurement and Simulation of Transmission Characteristic for Interconnect Structure Using 30μm Pitch Microbump Array on Coplanar Waveguide Yotaro Yasu ^{1,2} , Katsuya Kikuchi ² , Fumiki Kato ² , Shunsuke Nemoto ² , Hiroshi Nakagawa ² , Kohji Koshiji ¹ , Masahiro Aoyagi ^{1,2} , ¹ Graduated School Tokyo University of Science, ² National Institute of Advanced Industrial Science and Technology / Japan
17:20				